Protocols which can tolerate any number of processors failing by ceasing operation for an unbounded number of steps and resuming operation (with or) without knowing that they were faulty are called wait-free; if they also work correctly even when the starting state of the system is arbitrary, they are called wait-free, self-stabilizing. This work is on the problem of wait-free, self-stabilizing clock synchronization of n processors in an \in-phase" multiprocessor system and presents a protocol that achieves quadratic synchronization time, by \re-parameterizing" and improving the best previously known solution, which had cubic synchronization time. Both the protocol and its analysis are intuitive and easy to understand.
Introduction
Synchronization among the processors of a multi-processor system is commonly obtained using logical clocks. Since by today's technology multiprocessor systems have large numbers of processors and since the probability of failure increases with the number of processors in the system, it is important both to study which multiprocessor models can support protocols that tolerate faults, as well as to design such fault-tolerant protocols for them.
In the past clock synchronization solutions that can tolerate faults have been proposed for the case of arbitrary, or Byzantine faults 4, 13, 14, 15, 16, 18] . In those system models it has been proven that no algorithm can work unless more than one third of the processors are non-faulty 4]. In the case of authenticated Byzantine faults the situation is not so bad; there exist algorithms that can tolerate any number of faulty processors 7] . The negative results in that model are: i) the faulty processors can in uence the clocks of the non-faulty ones by speeding them up, ii) re-accession of repaired processors is not possible unless more than half of the processors are non-faulty 7]. Self-stabilizing algorithms for the clock synchronization problem have also been proposed 1, 2, 6 ]. An algorithm is called self-stabilizing if it can tolerate transient faults in the sense that, after a transient fault leaves the system in an arbitrary state, if no further fault occurs for a su ciently long period of time then the system A preliminary version of this work appeared in the Proceedings of the 4th Scandinavian Workshop on Algorithm Theory (SWAT'94), Lecture Notes in Computer Science Vol. 824, Springer-Verlag, 1994. converges into a consistent global state and can solve the task. For an introduction and a survey on self-stabilization, see 3, 17] .
So, if we want to sum it all up, the \ideal" clock synchronization algorithm that is highly resilient to failures must have the following features: (i) it must not only tolerate any number of processors' napping faults like the authenticated Byzantine model but also guarantee that the non-faulty processors' clocks remain una ected by the failures, (ii) it must allow processors which have been faulty to rejoin the system when they resume normal operation and become synchronized in a number of steps k (synchronization time) independent of the number of the working processors, and (iii) it must work correctly regardless of the system state in which it is started.
Recently Dolev and Welch in 5] presented this highly resilient view of the problem as waitfree, self-stabilizing clock synchronization; the rst two conditions mentioned above capture the spirit of the wait-freedom (cf. e.g. 8, 11]) which implies maximum resiliency to processor halt/napping failures and the third condition captures the spirit of self-stabilization which implies tolerance to system transient faults, i.e. faults that cause the state of the system (processes' local states and shared variables) to change arbitrarily. In that paper they present two wait-free clock synchronization algorithms for n processors which assume a global clock pulse (\in-phase" systems) and non-global read/modify/write atomicity. Those solutions guarantee synchronization within O(n 3 ) and O(n 2 ) steps; the rst solution is also a selfstabilizing one, while the second depends on the initialization.
In this paper we work on the same problem. By pointing out a simple approach in analyz- We consider \in-phase" systems, in which all processors share a common clock pulse. Each pulse is a (possibly empty) set of processor names, which is the set of processors that make a step in the pulse. Each processor can make at most one step in one pulse. If a processor does not make a step in some pulse it will is said that it missed the pulse.
A con guration is a tuple of the processors' states and of the values of the shared variables.
A system execution E is a sequence c 0 1 c 1 2 : : : of alternating pulses (denoted by x ) and con gurations (denoted by c x ). Each con guration c i in a system execution is derived from its directly preceding one c i?1 by the state transitions and the shared variable updates of the processors that make a step in pulse i . The shared variable reads by all the processors that make a step in i return the respective values in c i?1 . An execution is initialized if its rst con guration is explicitly speci ed by the protocol. We will refer to a sub-sequence (starting and ending with a con guration) of the sequence which describes a system execution by the term sub-execution of that execution. We say that a processor p i makes l continuous steps if it makes steps for l consecutive pulses.
This system model, from the theoretical point of view, can be seen as describing the wellknown theoretical PRAM model (cf. 10, 12]) with faults. In the real world it essentially describes existing synchronous multiprocessor systems (cf. 9]), in which faults may occur, or processors are scheduled independently. Pause intervals can be interpreted as faults in the connections of the pausing processor or as transient faults, or even as processor crashes.
In a solution to the clock synchronization problem, each processor owns a shared variable which encodes the value of its clock. The requirement from a wait-free clock synchronization algorithm is that there should be a positive integer k such that in any execution E of the protocol the following conditions are satis ed: For self-stabilization to be guaranteed by the solution the above two requirements should be met even in non-initialized executions. This su ces because a sub-execution that starts after transient faults have ceased can be viewed as a non-initialized execution.
Protocol Sync
The solution to the the clock synchronization problem that we present here|which is shown in pseudo-code in Figure 1|is based on the following strategy: each processor p i (which has possibly missed some pulses) tries to catch up with the maximal clock in the system, by scanning in cyclic order the other processors' clocks and updating its own one to the maximum value it knows in each step, incremented by one. There is, however, a di culty: the maximal clock in the system can remain hidden from p i arbitrarily long, because the processors which hold and increment this maximal value may miss pulses just before being checked by p i . Such a \game" may have unbounded duration (cf. 5]); moreover, if at any time point it stops, p i will be likely to violate the adjustment requirement.
Since the problem is due to processors that misbehave by interchangeably switching between incrementing the maximal clock during some pulses and stopping operation in subsequent ones, the solution aims at preventing these processors from misleading the others that correctly and continuously work. Namely, when a processor realizes that it missed some pulse(s), it suspends its operation by not incrementing its clock for a certain number of its steps. Each p i can detect whether it had stopped executing for some pulse(s), by counting, using its local array prev and the CNT j shared variables, the number of steps that each p j made since that last time p i checked it.
In the approach taken in 5] the idea was that a continuously working processor, in order to catch up with the maximal clock in the system, needs 2(n ? 1) pulses during which no shared var (CLOCK 1 ; CNT 1 ); : : :; (CLOCK n ; CNT n ): (int, int) ; processor which increments its clock (i.e. not suspended) misses a pulse. Taking into account that in the worst case a processor might need 2n ? 3 of its own steps to realize that it had missed a pulse and that there may be n ? 1 processors that try to mislead a correctly and continuously working one, that approach implied a suspension time of at least 2(n?1) 2 (2n?3) steps, and, hence, a synchronization time of roughly 8n 3 continuous steps (pulses).
Here we take a new approach, which improves the synchronization time by a factor of n. Consider a processor p i that has taken some pause and its clock needs adjustment. After the end of its suspension period, if it correctly keeps making continuous steps, it is guaranteed that after it has performed a complete scan of the other processors' variables (n ?1 steps) its own clock value will be no less than n ? 1 units smaller than the maximal clock value of the system at that time. During the 2n(n?1) pulses following that point, if the suspension period is 2n(n ? 1) steps long for each processor, there will be either (i) n ? 1 consecutive pulses in which a processor with the maximal clock value continuously makes steps, or (ii) (by the pigeon-hole principle) n ? 1 pulses, not necessarily consecutive, in which the maximal clock value is not incremented. Both these cases are convenient for p i because it will either (i) actually read the maximal clock value in one of those steps, or (ii) have enough time to catch up with that value, respectively. Once it has the maximal clock value, p i will continue holding the maximal clock value for as long as it keeps making continuous steps, since it will increment its clock by one at each step. 4 Analysis of the protocol First we introduce some auxiliary terminology to simplify the presentation of the arguments.
A processor p i is suspended in a con guration c if its local variable susp 6 = 0 in c. A pulse j is called forwarding if there exists some p i which makes a forwarding step in j ; otherwise it is called non-forwarding (in which case it is MAX CLOCK(c j ) = MAX CLOCK(c j?1 )). >From now on, let E be a system execution (arbitrarily initialized) and let E s be a subexecution of E of length at least k = (4n + 1)(n ? 1) pulses and p i be some processor that takes a step at each one of its pulses. We will prove that p i , at most by the k-th of these steps, will hold the maximal clock value in the system. Let c 0 and c 4 denote the rst and the last con gurations of E s , respectively; let also c 1 be the con guration after the (n ? 1)-th pulse of E s , c 2 be the con guration after the 2n(n + 1)-th pulse of E s after c 1 and, nally, c 3 be the con guration of E s after the (n ? 1)-th pulse after c 2 . Lemma 4.1 In any con guration c of E s after con guration c 1 it will be df n ? 1, where df is p i 's local variable.
Proof. In its rst n ? 1 steps in E s , p i will load its array prev with the value of the CNT x shared variable of every other processor p x . >From that time on, since p i is not missing pulses, it is going to calculate in df the number of steps that each p x has done during the last period of n ? 1 pulses, during which p i is taking continuous steps. 2 Lemma 4.2 In any con guration c of E s after con guration c 2 , p i 's local variable susp will equal 0.
Proof. >From the previous lemma we have that after c 1 , p i will be nding df n ? 1, and, consequently, it will be decrementing the value of susp by one at each pulse|if susp 6 = 0|and will never increment it. Therefore, by the 2n(n ? 1)-th pulse following c 1 , p i 's local variable susp will equal 0. 2 Lemma 4.3 In con guration c 3 of E s it will be d i (c 3 ) n?1. Moreover, for any two con gurations c j and c j+l (l 2n(n?1)) of E s that occur after c 3 it will hold that d i (c j ) d i (c j+l ) + l nf , where l nf is the number of non-forwarding pulses in the sub-execution speci ed by c j and c j+l .
Proof. We rst prove the rst part of the lemma. Since at each step the maximal clock of the system can be incremented by at most one, it follows that:
MAX CLOCK(c 3 ) ? MAX CLOCK(c 2 ) n ? CLOCK i (c j+l ) CLOCK i (c j ) + l MAX CLOCK(c j+l ) = MAX CLOCK(c j ) + l ? l nf The former holds because p i is not suspended (from lemma 4.2) and, thus, it increments its clock by at least one in each step. The latter holds because the system's maximal clock is incremented by one in each pulse, unless the pulse is non-forwarding. Proof. It follows from Lemma 4.3 and from the following fact: if p i at some step reads the maximal clock value of the respective con guration, then, as long as it works continuously it will keep holding the maximal clock value in the system and incrementing it (by incrementing its own clock) by one at each pulse. . Let E A denote the sub-execution speci ed by c 2 and c 4 . Also, consider any processor p x (x 6 = i) which makes steps during E A . We make two crucial remarks: (i) Under our assumption, p x cannot perform n ? 1 continuous forwarding steps during E A . Otherwise, we already have a contradiction: Since CLOCK x is read by p i every n ? 1 steps and because p i 's steps in the speci ed interval are continuous by de nition, p i would have adjusted its own clock to CLOCK x and, hence to the maximal clock of the system during one of these n ? 1 steps of p x .
(ii) Once p x performs its rst n ? 1 steps (not necessarily continuous) in E A , it will load its local variable prev i] with a correct value of CNT i written by p i during E A ; thus, p x will have a consistent reference time-point for detecting its pauses thereafter. After that point, due to our assumption, p x cannot make more than n ? 1 forwarding steps in E A : if it does, we know from (i) that these steps will not be continuous. But then, by at most the (n ? 1)-th such step it will detect its pause, and, as a result it will become suspended. Since the length of a sub-execution in which a processor is continuously suspended is at least equal to the length of E A (2n(n ? 1) pulses), p x will not increment its clock again during E A .
What (ii) essentially implies is that the number of forwarding steps of each processor p x (x 6 = i) in E A is at most 2(n ? 1), which makes a total of at most 2(n ? 1) 2 forwarding pulses in E A . The latter implies the existence of at least 2(n ? 1) non-forwarding pulses during E A , hence at least 2(n ? 1) ones after c 3 . But then, by Lemma 4.4, p i should hold the maximal clock value at c 4 , which contradicts our assumption. 2 Theorem 4.1 Protocol Sync is a self-stabilizing wait-free clock synchronization solution with k = (4n + 1)(n ? 1). Proof. After a processor p i has worked continuously for k = (4n + 1)(n ? 1) steps, it is guaranteed by Lemma 4.5 that it will hold the maximal clock value in the system. After that, as long as it continues working correctly it will still hold the maximal clock value in the system and it will increment its clock by one at each pulse, thus satisfying the adjustment requirement. The same will hold with any other processor that has been working continuously and correctly for at least k pulses concurrently with p i . This implies that its clock value will agree with the clock value of p i , thus, the agreement requirement is satis ed, as well. The self-stabilizing property of the protocol is due to the fact that no initialization conditions were assumed for the analysis.
2
Conclusions
In this work we show a wait-free and self-stabilizing protocol which achieves clock synchronization among n processors in at most 4n 2 steps, and which improves the previously known solution which had synchronization time O(n 3 ) steps. The best known non-stabilizing solution to the same problem has synchronization time O(n 2 ), as well. Given these two facts, what deserves consideration is to study if the problem can be solved with a linear time algorithm or if the requirement for self-stabilization imposes some inherent overhead on the complexity of the problem; for a negative answer to the latter question, it su ces to prove that O(n 2 ) is a lower bound for a wait-free even non-stabilizing solution to the problem.
